





TEXAS INSTRUMENTS

LMK00301 3-GHz 10-Output Ultra-Low Additive Jitter Differential Clock Buffer and Level Translator

1 Features

- 3:1 input multiplexer
 - Two universal inputs operate up to 3.1 ghz and accept lvpecl, lvds, cml, sstl, hstl, hcsl, or single-ended clocks
 - One crystal input accepts 10-mhz to 40-mhz crystal or single-ended clock
 - Two banks with five differential outputs each
 - LVPECL, LVDS, HCSL, or Hi-Z (selectable per bank)
 - LVPECL additive jitter with lmk03806 clock source at 156.25 MHz:
 - 20 fs RMS (10 kHz to 1 MHz)
 - 51 fs RMS (12 kHz to 20 MHz)
- Frequency range:
 - LVPECL (DC to 3100 MHz)
 - LVDS (DC to 2100 MHz)
 - HCSL (DC to 800 MHz)
 - LVCMOS (DC to 250 MHz)
- High PSRR: –65 dBc (LVPECL) and –76 dBc (LVDS) at 156.25 MHz
- LVCMOS output with synchronous enable input
- Pin-controlled configuration
- V_{CC} core supply: 3.3 V ± 5%
- Three independent V_{CCO} output supplies: 3.3 V or 2.5 V \pm 5%
- Industrial temperature range: –40°C to +85°C

2 Applications

- Clock distribution and level translation for ADCs, DACs, multi-gigabit ethernet, XAUI, fibre channel, SATA/SAS, SONET/SDH, CPRI, high-frequency backplanes
- · Switches, routers, line cards, timing cards
- Servers, computing, PCI express (PCIe 3.0, 4.0, 5.0, 6.0)
- · Remote radio units and baseband units

3 Description

The LMK00301 is a 3-GHz, 10-output differential fanout buffer intended for high-frequency, low-jitter clock and data distribution, and level translation. The input clock can be selected from two universal inputs or one crystal input. The selected input clock is distributed to two banks of five differential outputs and one LVCMOS output. Both differential output banks can be independently configured as LVPECL, LVDS, or HCSL drivers, or disabled. The LVCMOS output has a synchronous enable input for runt-pulse-free operation when enabled or disabled. The LMK00301 operates from a 3.3-V core supply and three independent 3.3-V or 2.5-V output supplies.

The LMK00301 provides high performance, versatility, and power efficiency, making it ideal for replacing fixed-output buffer devices while increasing timing margin in the system. The LMK00301 offers a design spin, the LMK00301A, that does not have power supply sequencing requirements between the core and output supply domains.

Package Information⁽¹⁾

PART NUMBER	PACKAGE	PACKAGE SIZE (NOM)
LMK00301 ⁽²⁾	WQFN (48)	7.00 mm × 7.00 mm

- (1) For all available packages, see the orderable addendum at the end of the data sheet.
- (2) The LMK00301A is a design spin available as an orderable in orderable addendum at the end of the data sheet.








Table of Contents

1 Features	1
2 Applications	1
3 Description	
4 Revision History	
5 Device Comparison	
6 Pin Configuration and Functions	4
7 Specifications	
7.1 Absolute Maximum Ratings	7
7.2 ESD Ratings	7
7.3 Recommended Operating Conditions	7
7.4 Thermal Information	7
7.5 Electrical Characteristics	8
7.6 Typical Characteristics	15
8 Parameter Measurement Information	
8.1 Differential Voltage Measurement Terminology	
9 Detailed Description	22
9.1 Overview	22
9.2 Functional Block Diagram	22
9.3 Feature Description	23
9.4 Device Functional Modes	23
10 Application and Implementation	25

10.1 Application Information	25
10.2 Typical Application	25
11 Power Supply Recommendations	33
11.1 Power Supply Sequencing	33
11.2 Current Consumption and Power Dissipation	
Calculations	33
11.3 Power Supply Bypassing	36
11.4 Thermal Management	
12 Layout	
12.1 Layout Guidelines	38
12.2 Layout Example	38
13 Device and Documentation Support	.39
13.1 Documentation Support	39
13.2 Receiving Notification of Documentation Updates	.39
13.3 Support Resources	39
13.4 Trademarks	39
13.5 Electrostatic Discharge Caution	39
13.6 Glossary	39
14 Mechanical, Packaging, and Orderable	
Information	39

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

C	hanges from Revision I (December 2017) to Revision J (May 2023)	Page
•	Updated the numbering format for tables, figures, and cross-references throughout the document	1
•	Added the Device Functional Modes, Application Information, Typical Application, and Layout sections.	1
•	Added Frequency Range for LVPECL, LVDS, HCSL and LVCMOS in Features section	1
•	Added PCIe 5.0 and 6.0 to Applications	1
•	Added LMK00301A in Package Information Table	1
•	Added PCIe 5.0 and PCIe 6.0 additive jitter specifications in <i>Electrical Characteristics</i>	<mark>8</mark>
•	Changed HCSL Maximum Output Frequency Range to 800 MHz Electrical Characteristics	
•	Added test conditions for HCSL Duty Cycle and ΔV_{CROSS} in Electrical Characteristics	<mark>8</mark>
•	Updated typical plots for HCSL, LVDS and LVPECL Phase Noise at 100 MHz in	
	Typical Characteristics section.	15
•	Added typical plots for HCSL Output Swing (VoD) vs Frequency in Typical Characteristics section	15
•	Moved Clock Input and Clock Outputs to Device Functional Modes section	23
•	Added application use case in Application Information	25
•	Added PCI Express Application example in Typical Application section	25
•	Added Driving the Clock Input and Crystal Interface topics in Design Requirement section	25
•	Moved Termination and Use of Clock Drivers in Detailed Design Procedure section	<mark>28</mark>
•	Added HCSL Phase Noise plot in Application Performance Plots section	32
•	Added layout guidelines in Layout Guidelines section	38
•	Added PCB layout example for LMK00301 in <i>Layout Example</i> section	
C	hanges from Revision H (March 2016) to Revision I (December 2017)	Page

•	Added and updated info to the following sections: Applications; Description; Electrical Characteristics: Current
	Consumption; Electrical Characteristics: HCSL Outputs; and Power Supply Sequencing1
•	Added LMK00301A orderable1
•	Added PCIe 4.0 to Applications1
•	Included difference between LMK00301 and LMK00301A to Description
•	Added Device Comparison Table

TEXAS INSTRUMENTS www.ti.com

•	Added data for Icc and Icco of LMK00301A LVDS Driver in Electrical Characteristics: Current Consump	
• •	Added PCIe 4.0 Additive Jitter Spec in <i>Electrical Characteristics: HCSL Outputs</i> Added note about specs for LMK00301 and LMK00301A in footnote (2) of <i>Electrical Characteristics</i> Added short paragraph about LMK00301A in <i>Power Supply Sequencing</i>	8 8
СІ	nanges from Revision G (May 2013) to Revision H (March 2016)	Page
•	Added "Ultra-Low Additive Jitter" to document title	
•	Added, updated, or renamed the following sections: <i>Specifications</i> ; <i>Detailed Description</i> ; <i>Application an Implementation</i> ; <i>Power Supply Recommendations</i> ; <i>Device and Documentation Support</i> ; <i>Mechanical, Packaging, and Ordering Information</i>	
•	Changed Cin (typ) from 1 pF to 4 pF (based on updated test method) in <i>Electrical Characteristics: Cryst</i> Interface.	tal
•	Added "Additive RMS Jitter, Integration Bandwidth 10 kHz to 20 MHz" parameter with 100 MHz and 156 MHz Test conditions, Typical values, Max values, and footnotes in Electrical Characteristics: LVPECL	6.25
	Outputs	
•	Added "Additive RMS Jitter, Integration Bandwidth 10 kHz to 20 MHz" parameter with 100 MHz and 156 MHz Test conditions, Typical values, Max values, and footnotes in Electrical Characteristics: LVDS Outputs	
•	Added footnote for V _{I SE} parameter in the <i>Electrical Characteristics</i> table	
•	Added new paragraph at end of <i>Driving the Clock Inputs</i>	
•	Changed Cin = 4 pF (typ, based on updated test method) in Crystal Interface	27
•	Added POWER SUPPLY SEQUENCING.	33
CI	nanges from Revision F (February 2013) to Revision G (May 2013)	Page
•	Changed Target Applications by adding additional applications to the second and third bullets, and remo	
	High-Speed and Serial Interfaces from first bullet	
•	Changed V_{CM} text to condition for V_{IH} to V_{CM} parameters	
•	Deleted V _{IH} min value from Electrical Characteristics Table	
•	Deleted V _{IL} max value from Electrical Characteristics table	
•	Added V _{I_SE} parameter and spec limits with corresponding table note to Electrical Characteristics Table	
•	Changed third paragraph in <i>Driving the Clock Inputs</i> section to include CLKin* and LVCMOS text. Revise better correspond with information in Electrical Characteristics Table	
•	Changed bypass cap text to signal attenuation text of the fourth paragraph in Driving the Clock Inputs	
	section	25
•	Changed Single-Ended LVCMOS Input, DC Coupling with Common Mode Biasing image with	
		25
•	Added text to second paragraph of Termination for AC Coupled Differential Operation to explain graphic	
	update to Differential LVDS Operation with AC Coupling to Receivers	30
•	Changed graphic for Differential LVDS Operation, AC Coupling, No Biasing by the Receiver and	
	updated caption	30



5 Device Comparison

Table 5-1. Device Comparison

ORDER NUMBER	REQUIRES POWER SEQUENCING		
LMK00301	Yes ⁽¹⁾		
LMK00301A	No ⁽²⁾		

(1) Requires power supply sequencing where all of the core and output supplies ramp at the same time or must be tied together.

(2) Does not have power supply sequencing requirements between the core and output supply domains.

6 Pin Configuration and Functions




Figure 6-1. RHS Package 48-Pin WQFN Top View



Table 6-1. Pin Functions⁽³⁾

PIN			-1. Pin Functions ⁽³⁾		
NAME	NO.	TYPE	DESCRIPTION		
CLKin_SEL0	19				
 CLKin_SEL1	22	- I	Clock input selection pins ⁽²⁾		
CLKin0	20				
CLKin0*	21		Universal clock input 0 (differential or single-ended)		
CLKin1	40				
CLKin1*	40	- I	Universal clock input 1 (differential or single-ended)		
CLKoutA_TYPE0	14				
CLKoutA TYPE1	47	- I	Bank A output buffer type selection pins ⁽²⁾		
CLKoutB_TYPE0	23				
CLKoutB_TYPE1	39	- I	Bank B output buffer type selection pins ⁽²⁾		
 CLKoutA0	1				
CLKoutA0*	2	0	Differential clock output A0. Output type set by CLKoutA_TYPE pins.		
CLKoutA1	3				
CLKoutA1*	4	0	Differential clock output A1. Output type set by CLKoutA_TYPE pins.		
CLKoutA2	6				
CLKoutA2*	7	0	Differential clock output A2. Output type set by CLKoutA_TYPE pins.		
CLKoutA3	9				
CLKoutA3*	10	0	Differential clock output A3. Output type set by CLKoutA_TYPE pins.		
CLKoutA4	11				
CLKoutA4*	12	0	Differential clock output A4. Output type set by CLKoutA_TYPE pins.		
CLKoutB4*	25		Differential clock output B4. Output type set by CLKoutB_TYPE pins.		
CLKoutB4	26	0			
CLKoutB3*	27	-			
CLKoutB3	28	0	Differential clock output B3. Output type set by CLKoutB_TYPE pins.		
CLKoutB2*	30	0			
CLKoutB2	31	0	Differential clock output B2. Output type set by CLKoutB_TYPE pins.		
CLKoutB1*	33	0	Differential clock output B1. Output type set by CLKoutB TYPE pins.		
CLKoutB1	34	0			
CLKoutB0*	35	0	Differential clock output P0. Output type act by CLKoutP. TVPF pipe		
CLKoutB0	36	0	Differential clock output B0. Output type set by CLKoutB_TYPE pins.		
DAP	DAP	GND	Die Attach Pad. Connect to the PCB ground plane for heat dissipation.		
GND	13, 18, 24, 37, 43, 48	GND	Ground		
NC	38	_	Not connected internally. Pin may be floated, grounded, or otherwise tied to any potential within the Supply Voltage range stated in <i>Absolute Maximum Ratings</i> .		
OSCin	16	I	Input for crystal. Can also be driven by a XO, TCXO, or other external single-ended clock.		
OSCout	17	0	Output for crystal. Leave OSCout floating if OSCin is driven by a single- ended clock.		
REFout	44	0	LVCMOS reference output. Enable output by pulling REFout_EN pin high.		
REFout_EN	46	I	REFout enable input. Enable signal is internally synchronized to selected clock input. ⁽²⁾		
V _{cc}	15, 42	PWR	Power supply for Core and Input Buffer blocks. The Vcc supply operates from 3.3 V. Bypass with a 0.1 uF low-ESR capacitor placed very close to each Vcc pin.		



Table 6-1. Pin Functions⁽³⁾ (continued)

PIN	PIN		DESCRIPTION	
NAME	NO.	TYPE	DESCRIPTION	
V _{CCOA}	5, 8	PWR	Power supply for Bank A Output buffers. V _{CCOA} can operate from 3.3 V or 2.5 V. The V _{CCOA} pins are internally tied together. Bypass with a 0.1 uF low-ESR capacitor placed very close to each Vcco pin. ⁽¹⁾	
V _{CCOB}	29, 32	PWR	Power supply for Bank B Output buffers. V _{CCOB} can operate from 3.3 V or 2.5 V. The V _{CCOB} pins are internally tied together. Bypass with a 0.1 uF low-ESR capacitor placed very close to each Vcco pin. ⁽¹⁾	
V _{ccoc}	45	PWR	Power supply for REFout Output buffer. V _{CCOC} can operate from 3.3 V or 2.5 V. Bypass with a 0.1 uF low-ESR capacitor placed very close to each Vcco pin. $^{(1)}$	

(1) The output supply voltages or pins (V_{CCOA}, V_{CCOB}, and V_{CCOC}) will be called V_{CCO} in general when no distinction is needed, or when the output supply can be inferred from the output bank/type.

(2) CMOS control input with internal pull-down resistor.

(3) Any unused output pin should be left floating with minimum copper length (see note in *Clock Outputs*), or properly terminated if connected to a transmission line, disabled, or set to Hi-Z, if possible. See *Clock Outputs* for output configuration and *Termination and Use of Clock Drivers* for output interface and termination techniques.



7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾ (2)

		MIN	MAX	UNIT
V _{CC} , V _{CCO}	Supply voltages	-0.3	3.6	V
V _{IN}	Input voltage	-0.3	(V _{CC} + 0.3)	V
T _{STG}	Storage temperature	-65	+150	°C
TL	Lead temperature (solder 4 s)		+260	°C
TJ	Junction temperature		+150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/Distributors for availability and specifications.

7.2 ESD Ratings

			VALUE	UNIT
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	
V _(ESD)	Electrostatic discharge	Machine model (MM)	±150	V
		Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±750	

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 500-V HBM is possible with the necessary precautions. Pins listed as ±2000 V may actually have higher performance.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 250-V CDM is possible with the necessary precautions. Pins listed as ±750 V may actually have higher performance.

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	MIN	TYP	MAX	UNIT
T _A	Ambient Temperature Range	-40	25	85	°C
TJ	Junction Temperature			125	°C
V _{CC}	Core Supply Voltage Range	3.15	3.3	3.45	V
V _{CCO}	Output Supply Voltage Range ⁽¹⁾ ⁽²⁾	3.3 – 5% 2.5 – 5%	3.3 2.5	3.3 + 5% 2.5 + 5%	

(1) The output supply voltages or pins (V_{CCOA}, V_{CCOB}, and V_{CCOC}) will be called V_{CCO} in general when no distinction is needed, or when the output supply can be inferred from the output bank/type

(2) Vcco for any output bank should be less than or equal to Vcc (Vcco ≤ Vcc).

7.4 Thermal Information

		LMK00301	
	THERMAL METRIC ⁽¹⁾ ⁽²⁾	RHS0048A (WQFN)	UNIT
		48 PINS	1
R _{θJA}	Junction-to-ambient thermal resistance	28.5	°C/W
R _{0JC(top) (DAP)}	Junction-to-case (top) thermal resistance	7.2	

(1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, SPRA953.

(2) Specification assumes 16 thermal vias connect the die attach pad to the embedded copper plane on the 4-layer JEDEC board. These vias play a key role in improving the thermal performance of the package. It is recommended that the maximum number of vias be used in the board layout.

7.5 Electrical Characteristics

Unless otherwise specified: Vcc = $3.3 \text{ V} \pm 5\%$, Vcco = $3.3 \text{ V} \pm 5\%$, $2.5 \text{ V} \pm 5\%$, $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$, CLKin driven differentially, input slew rate $\geq 3 \text{ V/ns}$. Typical values represent most likely parametric norms at Vcc = 3.3 V, Vcco = 3.3 V, $T_A = 25^{\circ}\text{C}$, and at the Recommended Operation Conditions at the time of product characterization and are not ensured.⁽¹⁾

	PARAMETER	TEST CONDI	TIONS	MIN	TYP	MAX	UNIT
CURRENT C	ONSUMPTION ⁽²⁾						
	Core Supply Current, All	CLKinX selected			8.5	10.5	mA
CC_CORE	Outputs Disabled	OSCin selected	SCin selected		10	13.5	mA
I _{CC_PECL}	Additive Core Supply Current, Per LVPECL Bank Enabled				20	27	mA
	Additive Core Supply	LMK00301			26	32.5	
I _{CC_LVDS}	Current, Per LVDS Bank Enabled	LMK00301A			31	38	mA
I _{CC_HCSL}	Additive Core Supply Current, Per HCSL Bank Enabled				35	42	mA
I _{CC_CMOS}	Additive Core Supply Current, LVCMOS Output Enabled				3.5	5.5	mA
I _{CCO_PECL}	Additive Output Supply Current, Per LVPECL Bank Enabled	Includes Output Bank Bias and $R_T = 50 \Omega$ to Vcco - 2V on all ou			165	197	mA
	Additive Output Supply	LMK00301			34	44.5	
I _{CCO_LVDS}	Current, Per LVDS Bank Enabled	LMK00301A			24	33.5	mA
	Additive Output Supply	Includes Output Bank Bias and	Vcco = 3.3 V ± 5%				
I _{CCO_HCSL}	Current, Per HCSL Bank Enabled	Load Currents, $R_T = 50 \Omega$ on all outputs in bank	Vcco = 2.5 V ± 5%		87	104	mA
	Additive Output Supply		Vcco = 3.3 V ± 5%		9	10	mA
I _{ссо_смоs}	Current, LVCMOS Output Enabled	200 MHz, C _L = 5 pF	Vcco = 2.5 V ± 5%		7	8	mA
POWER SUF	PPLY RIPPLE REJECTION	(PSRR)					
	Ripple-Induced		156.25 MHz		-65		dBc
PSRR _{PECL}	Phase Spur Level ⁽³⁾ Differential LVPECL Output		312.5 MHz		-63		
	Ripple-Induced	100 kHz, 100 mVpp Ripple Injected on Vcco,	156.25 MHz		-76		dBc
PSRR _{HCSL}	Phase Spur Level ⁽³⁾ Differential HCSL Output	Vcco = 2.5 V	312.5 MHz		-74		
	Ripple-Induced		156.25 MHz		-72		dBc
PSRR _{LVDS}	Phase Spur Level ⁽³⁾ Differential LVDS Output		312.5 MHz		-63		
CMOS CONT	TROL INPUTS (CLKin_SEL	n, CLKoutX_TYPEn, REFout_E	N)				
V _{IH}	High-Level Input Voltage			1.6		Vcc	V
V _{IL}	Low-Level Input Voltage			GND		0.4	V
I _{IH}	High-Level Input Current	V _{IH} = Vcc, Internal pull-down res	sistor			50	μA
IIL	Low-Level Input Current	V _{IL} = 0 V, Internal pull-down res	istor	-5	0.1		μA



Unless otherwise specified: Vcc = $3.3 \text{ V} \pm 5\%$, Vcco = $3.3 \text{ V} \pm 5\%$, $2.5 \text{ V} \pm 5\%$, $-40^{\circ}\text{C} \le T_A \le 85^{\circ}\text{C}$, CLKin driven differentially, input slew rate $\ge 3 \text{ V/ns}$. Typical values represent most likely parametric norms at Vcc = 3.3 V, Vcco = 3.3 V, $T_A = 25^{\circ}\text{C}$, and at the Recommended Operation Conditions at the time of product characterization and are not ensured.⁽¹⁾

	PARAMETER	TEST CONE	DITIONS	MIN	TYP	MAX	UNIT
CLOCK INF	PUTS (CLKin0/CLKin0*, CLK	(in1/CLKin1*)					
f _{CLKin}	Input Frequency Range ⁽¹⁰⁾	Functional up to 3.1 GHz Output frequency range and tin type (refer to LVPECL, LVDS, specifications)		DC		3.1	GHz
V _{IHD}	Differential Input High Voltage					Vcc	V
V _{ILD}	Differential Input Low Voltage	CLKin driven differentially		GND			V
V _{ID}	Differential Input Voltage Swing ⁽⁴⁾			0.15		1.3	V
		V _{ID} = 150 mV		0.25		Vcc - 1.2	
V _{CMD}	Differential Input Common Mode Voltage	V _{ID} = 350 mV		0.25		Vcc - 1.1	V
		V _{ID} = 800 mV	V _{ID} = 800 mV			Vcc - 0.9	
V _{IH}	Single-Ended Input High Voltage					Vcc	V
V _{IL}	Single-Ended Input Low Voltage	CLKinX driven single-ended (A CLKinX* AC coupled to GND c		GND			V
V _{I_SE}	Single-Ended Input Voltage Swing ⁽¹⁵⁾ (17)	V _{CM} range	n externally blased within	0.3		2	Vpp
V _{CM}	Single-Ended Input Common Mode Voltage			0.25		Vcc - 1.2	V
			f _{CLKin0} = 100 MHz		-84		
ISO _{MUX}	Mux Isolation, CLKin0 to	f _{OFFSET} > 50 kHz,	f _{CLKin0} = 200 MHz		-82		dBc
ISOMUX	CLKin1	P _{CLKinX} = 0 dBm	f _{CLKin0} = 500 MHz		-71		ubc
			f _{CLKin0} = 1000 MHz		-65		
CRYSTAL I	INTERFACE (OSCin, OSCou	t)					
F _{CLK}	External Clock Frequency Range ⁽¹⁰⁾	OSCin driven single-ended, O	SCout floating			250	MHz
F _{XTAL}	Crystal Frequency Range	Fundamental mode crystal ESR ≤ 200 Ω (10 to 30 MHz) ESR ≤ 125 Ω (30 to 40 MHz) ⁽⁵)	10		40	MHz
C _{IN}	OSCin Input Capacitance				4		pF

Unless otherwise specified: Vcc = $3.3 \text{ V} \pm 5\%$, Vcco = $3.3 \text{ V} \pm 5\%$, $2.5 \text{ V} \pm 5\%$, $-40^{\circ}\text{C} \le T_A \le 85^{\circ}\text{C}$, CLKin driven differentially, input slew rate $\ge 3 \text{ V/ns}$. Typical values represent most likely parametric norms at Vcc = 3.3 V, Vcco = 3.3 V, $T_A = 25^{\circ}\text{C}$, and at the Recommended Operation Conditions at the time of product characterization and are not ensured.⁽¹⁾

	PARAMETER	TEST COND	ITIONS	MIN	TYP	MAX	UNIT
LVPECL OUT	FPUTS (CLKoutAn/CLKout	tAn*, CLKoutBn/CLKoutBn*)					
f	Maximum Output Frequency Full V _{OD}	V _{OD} ≥ 600 mV,	Vcco = $3.3 \text{ V} \pm 5\%$, R _T = 160 Ω to GND	1.0	1.2		GHz
f _{CLKout_} FS	Swing ⁽¹⁰⁾ (11)	$R_L = 100 \Omega$ differential	Vcco = 2.5 V \pm 5%, R _T = 91 Ω to GND	0.75	1.0		GHZ
four po	Maximum Output Frequency Reduced V _{OD}	V _{OD} ≥ 400 mV,	Vcco = $3.3 \text{ V} \pm 5\%$, R _T = 160 Ω to GND	1.5	3.1		GHz
[†] CLKout_RS	Swing ⁽¹⁰⁾ (11)	$R_L = 100 \Omega$ differential	Vcco = 2.5 V \pm 5%, R _T = 91 Ω to GND	1.5	2.3		
1144	Additive RMS Jitter, Integration Bandwidth	Vcco = 2.5 V ± 5%: R_T = 91 Ω to GND,	CLKin: 100 MHz, Slew rate ≥ 3 V/ns		77	98	6
Jitter _{ADD}	10 kHz to 20 MHz ⁽¹⁵⁾ (6) (16)	Vcco = $3.3 \text{ V} \pm 5\%$: R _T = 160Ω to GND, R _L = 100Ω differential	CLKin: 156.25 MHz, Slew rate ≥ 3 V/ns		54	78	fs
			CLKin: 100 MHz, Slew rate ≥ 3 V/ns		59		
Jitter _{ADD}	Additive RMS Jitter Integration Bandwidth 1 MHz to 20 MHz ⁽⁶⁾	on Bandwidth $R_T = 160 \Omega$ to GND,	CLKin: 156.25 MHz, Slew rate ≥ 2.7 V/ns		64		fs
			CLKin: 625 MHz, Slew rate ≥ 3 V/ns		30		
littor	Additive RMS Jitter with LVPECL clock source	Vcco = 3.3 V, R _T = 160 Ω to GND,	CLKin: 156.25 MHz, J _{SOURCE} = 190 fs RMS (10 kHz to 1 MHz)		20		fs
Jitter _{ADD}	from LMK03806 ⁽⁶⁾ ⁽⁷⁾	$R_L = 100 \Omega$ differential	CLKin: 156.25 MHz, J _{SOURCE} = 195 fs RMS (12 kHz to 20 MHz)		51		15
			CLKin: 100 MHz, Slew rate ≥ 3 V/ns		-162.5		
Noise Floor	Noise Floor f _{OFFSET} ≥ 10 MHz ^{(8) (9)}	Vcco = 3.3 V, R_T = 160 Ω to GND, R_I = 100 Ω differential	CLKin: 156.25 MHz, Slew rate ≥ 2.7 V/ns		-158.1		dBc/Hz
			CLKin: 625 MHz, Slew rate ≥ 3 V/ns		-154.4		
DUTY	Duty Cycle ⁽¹⁰⁾	50% input clock duty cycle		45%		55%	
V _{OH}	Output High Voltage			Vcco - 1.2	- Vcco 0.9	Vcco - 0.7	V
V _{OL}	Output Low Voltage	T _A = 25°C, DC Measurement, R _T = 50 Ω to Vcco - 2 V		Vcco - 2.0	Vcco - 1.75	Vcco - 1.5	V
V _{OD}	Output Voltage Swing ⁽⁴⁾			600	830	1000	mV



Unless otherwise specified: Vcc = $3.3 \text{ V} \pm 5\%$, Vcco = $3.3 \text{ V} \pm 5\%$, $2.5 \text{ V} \pm 5\%$, $-40^{\circ}\text{C} \le T_{A} \le 85^{\circ}\text{C}$, CLKin driven differentially, input slew rate $\ge 3 \text{ V/ns}$. Typical values represent most likely parametric norms at Vcc = 3.3 V, Vcco = 3.3 V, $T_{A} = 25^{\circ}\text{C}$, and at the Recommended Operation Conditions at the time of product characterization and are not ensured.⁽¹⁾

	PARAMETER	TEST CONE	DITIONS	MIN	ТҮР	MAX	UNIT
t _R	Output Rise Time 20% to 80% ⁽¹⁵⁾	R_T = 160 Ω to GND, Uniform transmission line up to 10 in. with 50-Ω characteristic impedance,			175	300	ps
t _F	Output Fall Time 80% to 20% ⁽¹⁵⁾	R _L = 100 Ω differential, $C_L \le 5$			175	300	ps
LVDS OUTP	UTS (CLKoutAn/CLKoutA	n*, CLKoutBn/CLKoutBn*)					
f _{CLKout_FS}	Maximum Output Frequency Full V _{OD} Swing ⁽¹⁰⁾ (11)	V_{OD} ≥ 250 mV, R _L = 100 Ω differential		1.0	1.6		GHz
f _{CLKout_} RS	Maximum Output Frequency Reduced V _{OD} Swing ⁽¹⁰⁾ (11)	$V_{OD} \ge 200 \text{ mV},$ R _L = 100 Ω differential		1.5	2.1		GHz
littor	Additive RMS Jitter, Integration Bandwidth	P. = 100 O differential	CLKin: 100 MHz, Slew rate ≥ 3 V/ns		94	115	fs
Jitter _{ADD}	10 kHz to 20 MHz ⁽¹⁵⁾ (6) (16)	$R_L = 100 \Omega$ differential	CLKin: 156.25 MHz, Slew rate ≥ 3 V/ns		70	90	15
			CLKin: 100 MHz, Slew rate ≥ 3 V/ns		89		
Jitter _{ADD}	Additive RMS Jitter Integration Bandwidth 1 MHz to 20 MHz ⁽⁶⁾	Vcco = 3.3 V, R _L = 100 Ω differential	CLKin: 156.25 MHz, Slew rate ≥ 2.7 V/ns		77		fs
			CLKin: 625 MHz, Slew rate ≥ 3 V/ns		37		
			CLKin: 100 MHz, Slew rate ≥ 3 V/ns		-159.5		
Noise Floor	Noise Floor f _{OFFSET} ≥ 10 MHz ^{(8) (9)}	Vcco = 3.3 V, R _L = 100 Ω differential	CLKin: 156.25 MHz, Slew rate ≥ 2.7 V/ns		-157.0		dBc/Hz
			CLKin: 625 MHz, Slew rate ≥ 3 V/ns		-152.7		
DUTY	Duty Cycle ⁽¹⁰⁾	50% input clock duty cycle		45%		55%	
V _{OD}	Output Voltage Swing ⁽⁴⁾			250	400	450	mV
ΔV _{OD}	Change in Magnitude of V _{OD} for Complementary Output States	T _A = 25°C, DC Measurement,		-50		50	mV
V _{OS}	Output Offset Voltage	$R_L = 100 \Omega$ differential		1.125	1.25	1.375	V
ΔV _{OS}	Change in Magnitude of V _{OS} for Complementary Output States			-35		35	mV
I _{SA} I _{SB}	Output Short Circuit Current Single Ended	$T_A = 25^{\circ}C$, Single ended outputs shorted t	to GND	-24		24	mA
I _{SAB}	Output Short Circuit Current Differential	Complementary outputs tied to	ogether	-12		12	mA
t _R	Output Rise Time 20% to 80% ⁽¹⁵⁾	Uniform transmission line up to	o 10 inches with 50- Ω		175	300	ps
t _F	Output Fall Time 80% to 20% ⁽¹⁵⁾		characteristic impedance, R _L = 100 Ω differential, C _L ≤ 5 pF		175	300	ps

Unless otherwise specified: Vcc = $3.3 \text{ V} \pm 5\%$, Vcco = $3.3 \text{ V} \pm 5\%$, $2.5 \text{ V} \pm 5\%$, $-40^{\circ}\text{C} \le T_{A} \le 85^{\circ}\text{C}$, CLKin driven differentially, input slew rate $\ge 3 \text{ V/ns}$. Typical values represent most likely parametric norms at Vcc = 3.3 V, Vcco = 3.3 V, $T_{A} = 25^{\circ}\text{C}$, and at the Recommended Operation Conditions at the time of product characterization and are not ensured.⁽¹⁾

	PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
HCSL OUTPU	JTS (CLKoutAn/CLKoutAr	n*, CLKoutBn/CLKoutBn*)					
f _{CLKout}	Output Frequency Range ⁽¹⁰⁾	R_L = 50 Ω to GND, $C_L \le 5 \text{ pF}$		DC		800	MHz
	Additive RMS Phase Jitter for PCIe 6.0 ⁴	PLL BW: 0.5 - 1 MHz; CDR = 10 MHz	CLKin: 100 MHz, Slew rate ≥ 2 V/ns		0.02	0.025	
	Additive RMS Phase Jitter for PCIe 5.0 ⁴		PCIe5.0 filter		0.03	0.035	
Jitter _{ADD_PCle}	Additive RMS Phase Jitter for PCIe 3.0 ⁽¹⁰⁾	PCIe Gen 3, PLL BW = 2–5 MHz, CDR = 10 MHz	CLKin: 100 MHz, Slew rate ≥ 0.6 V/ns		0.03	0.15	ps
	Additive RMS Phase Jitter for PCIe 4.0 ⁽⁴⁾	PCIe Gen 4, PLL BW = 2–5 MHz, CDR = 10 MHz	CLKin: 100 MHz, Slew rate ≥ 1.8 V/ns		0.03	0.05	
littor	Additive RMS Jitter Integration Bandwidth	Vcco = 3.3 V,	CLKin: 100 MHz, Slew rate ≥ 3 V/ns		77		fs
Jitter _{ADD}	1 MHz to 20 MHz ⁽⁶⁾	$ 1 \text{ MHz to } 20 \text{ MHz}^{(6)}$ $ R_T = 50 \Omega \text{ to GND}$ CLKin:	CLKin: 156.25 MHz, Slew rate ≥ 2.7 V/ns		86		15
Noise Floor	Noise Floor	Vcco = 3.3 V,	CLKin: 100 MHz, Slew rate ≥ 3 V/ns		-161.3		dBc/Hz
INDISE FIDDI	f _{OFFSET} ≥ 10 MHz ^{(8) (9)}	$R_{T} = 50 \Omega$ to GND	CLKin: 156.25 MHz, Slew rate ≥ 2.7 V/ns		-156.3		
DUTY	Duty Cycle ⁽¹⁰⁾	50% input clock duty cycle	CLKin ≤ 400 MHz	45%		55%	
V _{OH}	Output High Voltage			520	810	920	mV
V _{OL}	Output Low Voltage	T _A = 25°C, DC Measurement,	-	-150	0.5	150	mV
V _{CROSS}	Absolute Crossing Voltage (10) (12)	R_L = 50 Ω to GND, C_L ≤ 5 pF	CLKin ≤ 400 MHz	160	350	460	mV
ΔV_{CROSS}	Total Variation of V _{CROSS} (10) (12)					140	mV
t _R	Output Rise Time 20% to 80% ⁽¹⁵⁾ (12)	250 MHz, Uniform transmission	•		300	500	ps
t _F	Output Fall Time 80% to 20% ⁽¹⁵⁾ (12)	50-Ω characteristic impedance, R _L = 50 Ω to GND, C _L \leq 5 pF			300	500	ps



Unless otherwise specified: Vcc = $3.3 \text{ V} \pm 5\%$, Vcco = $3.3 \text{ V} \pm 5\%$, $2.5 \text{ V} \pm 5\%$, $-40^{\circ}\text{C} \le T_A \le 85^{\circ}\text{C}$, CLKin driven differentially, input slew rate $\ge 3 \text{ V/ns}$. Typical values represent most likely parametric norms at Vcc = 3.3 V, Vcco = 3.3 V, $T_A = 25^{\circ}\text{C}$, and at the Recommended Operation Conditions at the time of product characterization and are not ensured.⁽¹⁾

	PARAMETER	TEST CO	NDITIONS	MIN	TYP	MAX	UNIT
LVCMOS OU	TPUT (REFout)						
f _{CLKout}	Output Frequency Range ⁽¹⁰⁾	C _L ≤ 5 pF		DC		250	MHz
Jitter _{ADD}	Additive RMS Jitter Integration Bandwidth 1 MHz to 20 MHz ⁽⁶⁾	Vcco = 3.3 V, C _L ≤ 5 pF	100 MHz, Input Slew rate ≥ 3 V/ns		95		fs
Noise Floor	Noise Floor f _{OFFSET} ≥ 10 MHz ^{(8) (9)}	Vcco = 3.3 V, $C_L \le 5 \text{ pF}$	100 MHz, Input Slew rate ≥ 3 V/ns		-159.3		dBc/Hz
DUTY	Duty Cycle ⁽¹⁰⁾	50% input clock duty cycle		45%		55%	
V _{OH}	Output High Voltage	1 mA load	mA load				V
V _{OL}	Output Low Voltage					0.1	V
1	Output High Current		Vcco = 3.3 V		28		mA
I _{OH}	(Source)	$-V_0 = V_{cco} / 2$	Vcco = 2.5 V		20		mA
1	Output Low Current	- VO = VCCO / 2	Vcco = 3.3 V		28		
I _{OL}	(Sink)		Vcco = 2.5 V		20		mA
t _R	Output Rise Time 20% to 80% ⁽¹⁵⁾ (12)		250 MHz, Uniform transmission line up to 10 inches with 50-Ω characteristic impedance, $R_L = 50 Ω$ to GND, $C_L ≤ 5 pF$		225	400	ps
t _F	Output Fall Time 80% to 20% ⁽¹⁵⁾ ⁽¹²⁾				225	400	ps
t _{EN}	Output Enable Time ⁽¹³⁾	C < E pE	L ≤ 5 pF			3	cycles
t _{DIS}	Output Disable Time ⁽¹³⁾	$-0^{\Gamma} = 0^{\Gamma}$				3	cycles

Unless otherwise specified: Vcc = $3.3 \text{ V} \pm 5\%$, Vcco = $3.3 \text{ V} \pm 5\%$, $2.5 \text{ V} \pm 5\%$, $-40^{\circ}\text{C} \le T_{A} \le 85^{\circ}\text{C}$, CLKin driven differentially, input slew rate $\ge 3 \text{ V/ns}$. Typical values represent most likely parametric norms at Vcc = 3.3 V, Vcco = 3.3 V, $T_{A} = 25^{\circ}\text{C}$, and at the Recommended Operation Conditions at the time of product characterization and are not ensured.⁽¹⁾

	PARAMETER	TEST CC	NDITIONS	MIN	TYP	MAX	UNIT
PROPAGAT	ION DELAY and OUTPUT S	KEW					
t _{PD_PECL}	Propagation Delay CLKin-to-LVPECL ⁽¹⁵⁾	$R_T = 160 \Omega$ to GND, $R_L = 10$	= 160 Ω to GND, R _L = 100 Ω differential, C _L ≤ 5 pF		360	540	ps
t _{PD_LVDS}	Propagation Delay CLKin-to-LVDS ⁽¹⁵⁾	R_L = 100 Ω differential, C_L ≤	_ = 100 Ω differential, C _L ≤ 5 pF		400	600	ps
t _{PD_HCSL}	Propagation Delay CLKin-to-HCSL ⁽¹⁵⁾ ⁽¹²⁾	$R_T = 50 \Omega$ to GND, $C_L \le 5 p$	$R_{T} = 50 \ \Omega$ to GND, $C_{L} \le 5 \ pF$		590	885	ps
	Propagation Delay		Vcco = 3.3 V	900	1475	2300	
t _{PD_CMOS}	CLKin-to-LVCMOS ⁽¹⁵⁾ (12)	C _L ≤ 5 pF	Vcco = 2.5 V	1000	1550	2700	ps
t _{SK(O)}	Output Skew LVPECL/LVDS/HCSL (10) (12) (14)		kew specified between any two CLKouts with the same uffer type. Load conditions per output type are the ame as propagation delay specifications.		30	50	ps
t _{SK(PP)}	Part-to-Part Output Skew LVPECL/LVDS/HCSL (15) (12) (14)				80	120	ps

(1) The Electrical Characteristics tables list ensured specifications under the listed Recommended Operating Conditions except as otherwise modified or specified by the Electrical Characteristics Conditions and/or Notes. Typical specifications are estimations only and are not ensured.

(2) See *Power Supply Recommendations* for more information on current consumption and power dissipation calculations. Characteristics for both LMK00301 and LMK00301A are the same unless specified under the test conditions.


- (3) Power supply ripple rejection, or PSRR, is defined as the single-sideband phase spur level (in dBc) modulated onto the clock output when a single-tone sinusoidal signal (ripple) is injected onto the Vcco supply. Assuming no amplitude modulation effects and small index modulation, the peak-to-peak deterministic jitter (DJ) can be calculated using the measured single-sideband phase spur level (PSRR) as follows: DJ (ps pk-pk) = [(2 * 10^(PSRR / 20)) / (π * f_{CLK})] * 1E12
- (4) See Differential Voltage Measurement Terminology for definition of V_{ID} and V_{OD} voltages.
- (5) The ESR requirements stated must be met to ensure that the oscillator circuitry has no startup issues. However, lower ESR values for the crystal may be necessary to stay below the maximum power dissipation (drive level) specification of the crystal. Refer to Crystal Interface for crystal drive level considerations.
- (6) For the 100 MHz and 156.25 MHz clock input conditions, Additive RMS Jitter (J_{ADD}) is calculated using Method #1: J_{ADD} = SQRT(J_{OUT}² J_{SOURCE}²), where J_{OUT} is the total RMS jitter measured at the output driver and J_{SOURCE} is the RMS jitter of the clock source applied to CLKin. For the 625 MHz clock input condition, Additive RMS Jitter is approximated using Method #2: J_{ADD} = SQRT(2*10^{dBc/10}) / (2*π*f_{CLK}), where dBc is the phase noise power of the Output Noise Floor integrated from 1 to 20 MHz bandwidth. The phase noise power can be calculated as: dBc = Noise Floor + 10*log₁₀(20 MHz 1 MHz). The additive RMS jitter was approximated for 625 MHz using Method #2 because the RMS jitter of the clock source was not sufficiently low enough to allow practical use of Method #1. Refer to the "Noise Floor vs. CLKin Slew Rate" and "RMS Jitter vs. CLKin Slew Rate" plots in *Typical Characteristics*.
- (7) 156.25 MHz LVPECL clock source from LMK03806 with 20 MHz crystal reference (crystal part number: ECS-200-20-30BU-DU). Typical J_{SOURCE} = 190 fs RMS (10 kHz to 1 MHz) and 195 fs RMS (12 kHz to 20 MHz). Refer to the LMK03806 data sheet for more information.
- (8) The noise floor of the output buffer is measured as the far-out phase noise of the buffer. Typically this offset is ≥ 10 MHz, but for lower frequencies this measurement offset can be as low as 5 MHz due to measurement equipment limitations.
- (9) Phase noise floor will degrade as the clock input slew rate is reduced. Compared to a single-ended clock, a differential clock input (LVPECL, LVDS) will be less susceptible to degradation in noise floor at lower slew rates due to its common mode noise rejection. However, it is recommended to use the highest possible input slew rate for differential clocks to achieve optimal noise floor performance at the device outputs.
- (10) Specification is ensured by characterization and is not tested in production.
- (11) See Typical Characteristics for output operation over frequency.
- (12) AC timing parameters for HCSL or CMOS are dependent on output capacitive loading.
- (13) Output Enable Time is the number of input clock cycles it takes for the output to be enabled after REFout_EN is pulled high. Similarly, Output Disable Time is the number of input clock cycles it takes for the output to be disabled after REFout_EN is pulled low. The REFout_EN signal should have an edge transition much faster than that of the input clock period for accurate measurement.
- (14) Output skew is the propagation delay difference between any two outputs with identical output buffer type and equal loading while operating at the same supply voltage and temperature conditions.
- (15) Parameter is specified by design, not tested in production.
- (16) 100 MHz and 156.25 MHz input source from Rohde & Schwarz SMA100A Low-Noise Signal Generator and Sine-to-Square-wave Conversion block




(17) For clock input frequency ≥ 100 MHz, CLKinX can be driven with single-ended (LVCMOS) input swing up to 3.3 Vpp. For clock input frequency < 100 MHz, the single-ended input swing should be limited to 2 Vpp max to prevent input saturation (refer to *Driving the Clock Inputs* for interfacing 2.5 V/3.3 V LVCMOS clock input < 100 MHz to CLKinX).</p>

7.6 Typical Characteristics


Unless otherwise specified: $V_{CC} = 3.3 \text{ V}$, $V_{CCO} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$, CLKin driven differentially, input slew rate $\ge 3 \text{ V/ns}$. Consult Table 7-1 at the end of *Typical Characteristics* for graph notes.



















See Note 1 in Graph Notes table


Figure 7-21. HCSL Phase Noise at 100 MHz



Signal Frequen Signal Level Att Marker Table	icy 100.000004 MHz RBW -0.89 dBm XCORR Factor 0 dB Meas Time	10 % 100 ~1.1 s		SGL Count 20/20 Meas) Phase No
Noise Spectru	m		⊝1Ava PN Smth 5% Sa	our 6dB = 2View PN Smth 5	% Spur 6
136 dBc/Hz	10 kHz	100 kHz	1 MHz	Spot Nonse [
138 dBc/Hz					7.56 dBc/
					5.29 dBc/
140 dBc/Hz					3.49 HBc9
142 dBc/Hz).17-dBc/
144 dBc/Hz		+ + + + + + + + + + + + + + + + + + + +			<u>).68 dB</u> c
146 dBc/Hz					0.94 dBc/
148 dBc/Hz				20.000 MH2 -16	-148 c
150 dBc/Hz					
			LMK00301 Output CLK	IN Source	
158 dBc/Hz					
154 dBc/Hz				- \ 	——-1 5 4 d
156 dBc/Hz	SN2	+ + + + + + + + + + + + + + + + + + + +			
158 dBc/Hz		SN3			
160 dBc/Hz-			SN4	SN5	
					-162 0
L62 dBc/Hz					
164 dBc/Hz					——-1 <mark>6</mark> 4 d
L66 dBc/Hz					
L68 dBc/Hz					
170 dBc/Hz					
172 dBc/Hz					
100	100 340	1000 3400	10000 10000	10000	10000
.0 kHz		Frequency C	offset		30.0 M

See Note 1 in Graph Notes table





See Note 1 in Graph Notes table





Table 7-1. Graph Notes

NOTE	
(1)	The typical RMS jitter values in the plots show the total output RMS jitter (J_{OUT}) for each output buffer type and the source clock RMS jitter (J_{SOURCE}). From these values, the Additive RMS Jitter can be calculated as: J_{ADD} = SQRT(J_{OUT} ² – J_{SOURCE} ²).
(2)	20 MHz crystal characteristics: Abracon ABL series, AT cut, C_L = 18 pF , C_0 = 4.4 pF measured (7 pF maximum), ESR = 8.5 Ω measured (40 Ω maximum), and Drive Level = 1 mW maximum (100 μ W typical).
(3)	40 MHz crystal characteristics: Abracon ABLS2 series, AT cut, C_L = 18 pF , C_0 = 5 pF measured (7 pF maximum), ESR = 5 Ω measured (40 Ω maximum), and Drive Level = 1 mW maximum (100 µW typical).



8 Parameter Measurement Information

8.1 Differential Voltage Measurement Terminology


The differential voltage of a differential signal can be described by two different definitions causing confusion when reading data sheets or communicating with other engineers. This section will address the measurement and description of a differential signal so that the reader will be able to understand and discern between the two different definitions when used.

The first definition used to describe a differential signal is the absolute value of the voltage potential between the inverting and non-inverting signal. The symbol for this first measurement is typically V_{ID} or V_{OD} depending on if an input or output voltage is being described.


The second definition used to describe a differential signal is to measure the potential of the non-inverting signal with respect to the inverting signal. The symbol for this second measurement is V_{SS} and is a calculated parameter. Nowhere in the IC does this signal exist with respect to ground, it only exists in reference to its differential pair. V_{SS} can be measured directly by oscilloscopes with floating references, otherwise this value can be calculated as twice the value of V_{OD} as described in the first description.

Figure 8-1 illustrates the two different definitions side-by-side for inputs and Figure 8-2 illustrates the two different definitions side-by-side for outputs. The V_{ID} (or V_{OD}) definition show the DC levels, V_{IH} and V_{OL} (or V_{OH} and V_{OL}), that the non-inverting and inverting signals toggle between with respect to ground. V_{SS} input and output definitions show that if the inverting signal is considered the voltage potential reference, the non-inverting signal voltage potential is now increasing and decreasing above and below the non-inverting reference. Thus the peak-to-peak voltage of the differential signal can be measured.

 V_{ID} and V_{OD} are often defined as volts (V) and V_{SS} is often defined as volts peak-to-peak (V_{PP}).









See also AN-912 Common Data Transmission Parameters and their Definitions.



9 Detailed Description

9.1 Overview

The LMK00301 is a 10-output differential clock fanout buffer with low additive jitter that can operate up to 3.1 GHz. It features a 3:1 input multiplexer with an optional crystal oscillator input, two banks of 5 differential outputs with multi-mode buffers (LVPECL, LVDS, HCSL, or Hi-Z), one LVCMOS output, and three independent output buffer supplies. The input selection and output buffer modes are controlled through pin strapping. The device is offered in a 48-pin WQFN package and leverages much of the high-speed, low-noise circuit design employed in the LMK04800 family of clock conditioners.

9.2 Functional Block Diagram




Figure 9-1. Functional Block Diagram



9.3 Feature Description

9.3.1 V_{CC} and V_{CCO} Power Supplies

The LMK00301 has separate 3.3-V core (V_{CC}) and three independent 3.3-V or 2.5-V output power supplies (V_{CCOA} , V_{CCOB} , V_{CCOC}) supplies. Output supply operation at 2.5 V enables lower power consumption and output-level compatibility with 2.5-V receiver devices. The output levels for LVPECL (V_{OH} , V_{OL}) and LVCMOS (V_{OH}) are referenced to its respective V_{CCO} supply, while the output levels for LVDS and HCSL are relatively constant over the specified V_{CCO} range. See *Power Supply Recommendations* for additional supply related considerations, such as power dissipation, power supply bypassing, and power-supply ripple rejection (PSRR).

Note

Take care to ensure the V_{CCO} voltages do not exceed the V_{CC} voltage to prevent turning-on the internal ESD protection circuitry.

9.4 Device Functional Modes

9.4.1 Clock Inputs

The input clock can be selected from CLKin0/CLKin0*, CLKin1/CLKin1*, or OSCin. Clock input selection is controlled using the CLKin_SEL[1:0] inputs as shown in Table 9-1. See *Driving the Clock Inputs* for clock input requirements. When CLKin0 or CLKin1 is selected, the crystal circuit is powered down. When OSCin is selected, the crystal oscillator circuit starts up and the clock are distributed to all outputs. See *Crystal Interface* for more information. Alternatively, OSCin may be driven by a single-ended clock (up to 250 MHz) instead of a crystal.

CLKin_SEL1	CLKin_SEL0	SELECTED INPUT					
0	0	CLKin0, CLKin0*					
0	1	CLKin1, CLKin1*					
1	X	OSCin					

Table 9-1. Input Selection

Table 9-2 shows the output logic state versus input state when either CLKin0/CLKin0* or CLKin1/CLKin1* is selected. When OSCin is selected, the output state will be an inverted copy of the OSCin input state.

Table 9-2. CLKin Input vs Output States

STATE OF SELECTED CLKin	STATE OF ENABLED OUTPUTS
CLKinX and CLKinX* inputs floating	Logic low
CLKinX and CLKinX* inputs shorted together	Logic low
CLKin logic low	Logic low
CLKin logic high	Logic high

23



9.4.2 Clock Outputs

The differential output buffer type for Bank A and Bank B outputs can be separately configured using the CLKoutA_TYPE[1:0] and CLKoutB_TYPE[1:0] inputs, respectively, as shown in Table 9-3. For applications where all differential outputs are not required, any unused output pin should be left floating with a minimum copper length (see note below) to minimize capacitance and potential coupling and reduce power consumption. If an entire output bank will not be used, TI recommends to disable (Hi-Z) the bank to reduce power. See Termination and Use of Clock Drivers for more information on output interface and termination techniques.

Note

For best soldering practices, the minimum trace length for any unused output pin should extend to include the pin solder mask. This way during reflow, the solder has the same copper area as connected pins. This allows for good, uniform fillet solder joints helping to keep the IC level during reflow.

	Table 9-3. Differential Output Buffer Type Selection								
CLKoutX_ TYPE1	CLKoutX_ TYPE0	CLKoutX BUFFER TYPE (BANK A OR B)							
0	0	LVPECL							
0	1	LVDS							
1	0	HCSL							
1	1	Disabled (Hi-Z)							

bla 0.2 Differential Output Buffer Type Calentiar

9.4.2.1 Reference Output

The reference output (REFout) provides a LVCMOS copy of the selected input clock. The LVCMOS output high level is referenced to the V_{CCO} voltage. REFout can be enabled or disabled using the enable input pin, REFout EN, as shown in Table 9-4.

REFout_EN	REFout STATE
0	Disabled (Hi-Z)
1	Enabled

The REFout EN input is internally synchronized with the selected input clock by the SYNC block. This synchronizing function prevents glitches and runt pulses from occurring on the REFout clock when enabled or disabled. REFout is enabled within three cycles (t_{FN}) of the input clock after REFout EN is toggled high. REFout will be disabled within three cycles (t_{DIS}) of the input clock after REFout EN is toggled low.

When REFout is disabled, the use of a resistive loading can be used to set the output to a predetermined level. For example, if REFout is configured with a 1-k Ω load to ground, then the output will be pulled to low when disabled.



10 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

10.1 Application Information

A common PCIe application, such as a server card, consists of several building blocks, which all need a reference clock. In the mostly used Common RefClk architecture, the clock is distributed from a single source to both RX and TX. This requires either a clock generator with high output count or a buffer like the LMK00301. The buffer simplifies the clocking tree and provides a cost and space optimized solution. While using a buffer to distribute the clock, consider the additive jitter. The LMK00301 is an ultra-low additive jitter PCIe clock buffer suitable for all current and future PCIe generations.

10.2 Typical Application




Figure 10-1. Example PCI Express Application

10.2.1 Design Requirements

10.2.1.1 Driving the Clock Inputs

The LMK00301 has two universal inputs (CLKin0/CLKin0* and CLKin1/CLKin1*) that can accept AC-coupled or DC-coupled, 3.3-V or 2.5-V LVPECL, LVDS, CML, SSTL, and other differential and single-ended signals that meet the input requirements specified in *Electrical Characteristics*. The device can accept a wide range of signals due to its wide input common-mode voltage range (V_{CM}) and input voltage swing (V_{ID}) / dynamic range. For 50% duty cycle and DC-balanced signals, AC coupling may also be employed to shift the input signal to within the V_{CM} range. Refer to *Termination and Use of Clock Drivers* for signal interfacing and termination techniques.

To achieve the best possible phase noise and jitter performance, it is mandatory for the input to have high slew rate of 3 V/ns (differential) or higher. Driving the input with a lower slew rate will degrade the noise floor and jitter.



For this reason, TI recommends a differential signal input over a single-ended signal because this signal typically provides higher slew rate and common-mode-rejection. See the *Noise Floor vs CLKin Slew Rate* and *RMS Jitter vs CLKin Slew Rate* plots in *Typical Characteristics* section.

While TI recommends to drive the CLKin/CLKin* pair with a differential signal input, it is possible to drive the pair with a single-ended clock, provided the clock conforms to the Single-Ended Input specifications for CLKin pins listed in the *Electrical Characteristics*. For large single-ended input signals, such as 3.3-V or 2.5-V LVCMOS, place a 50- Ω load resistor near the input for signal attenuation to prevent input overdrive as well as for line termination to minimize reflections. Again, the single-ended input slew rate should be as high as possible to minimize performance degradation. The CLKin input has an internal bias voltage of about 1.4 V, so the input can be AC coupled as shown in Figure 10-2. The output impedance of the LVCMOS driver plus Rs should be close to 50 Ω to match the characteristic impedance of the transmission line and load termination.




Figure 10-2. Single-Ended LVCMOS Input, AC Coupling

A single-ended clock may also be DC coupled to CLKinX as shown in Figure 10-3. Place a 50- Ω load resistor near the CLKinX input for signal attenuation and line termination. Half of the single-ended swing of the driver (V_{O,PP} / 2) drives CLKinX, therefore CLKinX* should be externally biased to the midpoint voltage of the attenuated input swing ((V_{O,PP} / 2) × 0.5). The external bias voltage should be within the specified input common-mode voltage (V_{CM}) range. This can be achieved using external biasing resistors in the k Ω range (R_{B1} and R_{B2}) or another low-noise voltage reference. This will ensure the input swing crosses the threshold voltage at a point where the input slew rate is the highest.

If the LVCMOS driver cannot achieve sufficient swing with a DC-terminated, $50-\Omega$ load at the CLKinX input as shown in Figure 10-3, then consider connecting the $50-\Omega$ load termination to ground through a capacitor (C_{AC}). This AC termination blocks the DC load current on the driver, so the voltage swing at the input is determined by the voltage divider formed by the source (Ro+Rs) and $50-\Omega$ load resistors. The value for C_{AC} depends on the trace delay, Td, of the $50-\Omega$ transmission line;

 $CAC \ge 3 \times Td / 50 \Omega$




Figure 10-3. Single-Ended LVCMOS Input, DC Coupling with Common-Mode Biasing

If the crystal oscillator circuit is not used, it is possible to drive the OSCin input with an single-ended external clock as shown in Figure 10-4. The input clock should be AC coupled to the OSCin pin, which has an internally-generated input bias voltage, and the OSCout pin should be left floating. While OSCin provides an alternative input to multiplex an external clock, TI recommends to use either universal input (CLKinX) because the inputs offer higher operating frequency, better common-mode and power supply noise rejection, and greater performance over supply voltage and temperature variations.

(1)






Figure 10-4. Driving OSCin with a Single-Ended Input

10.2.1.2 Crystal Interface

The LMK00301 has an integrated crystal oscillator circuit that supports a fundamental mode, AT-cut crystal. Figure 10-5 shows the crystal interface.




Figure 10-5. Crystal Interface

The load capacitance (C_L) is specific to the crystal, but usually on the order of 18 pF to 20 pF. While C_L is specified for the crystal, the OSCin input capacitance (C_{IN} = 4 pF typical) of the device and PCB stray capacitance (C_{STRAY} approximately 1 pF to 3 pF) can affect the discrete load capacitor values, C₁ and C₂.

For the parallel resonant circuit, the discrete capacitor values can be calculated as follows:

$$C_{L} = (C_{1} \times C_{2}) / (C_{1} + C_{2}) + C_{IN} + C_{STRAY}$$

Typically, $C_1 = C_2$ for optimum symmetry, so Equation 2 can be rewritten in terms of C_1 only:

$$C_{L} = C_{1}^{2} / (2 \times C_{1}) + C_{IN} + C_{STRAY}$$
(3)

Finally, solve for C₁:

 $C_1 = (C_L - C_{IN} - C_{STRAY}) \times 2$

(4)

(2)

Electrical Characteristics provides crystal interface specifications with conditions that ensure start-up of the crystal, but it does not specify crystal power dissipation. The designer will need to ensure the crystal power dissipation does not exceed the maximum drive level specified by the crystal manufacturer. Overdriving the crystal can cause premature aging, frequency shift, and eventual failure. Drive level should be held at a sufficient

level necessary to start-up and maintain steady-state operation. The power dissipated in the crystal, P_{XTAL} , can be computed by:

$$P_{XTAL} = I_{RMS}^{2} \times R_{ESR} \times (1 + C_0/C_L)^2$$

where

28

Submit Document Feedback

- I_{RMS} is the RMS current through the crystal.
- R_{ESR} is the maximum equivalent series resistance specified for the crystal
- C_L is the load capacitance specified for the crystal
- C₀ is the minimum shunt capacitance specified for the crystal

I_{RMS} can be measured using a current probe (for example, Tektronix CT-6 or equivalent) placed on the leg of the crystal connected to OSCout with the oscillation circuit active.

As shown in Figure 10-5, an external resistor, R_{LIM} , can be used to limit the crystal drive level, if necessary. If the power dissipated in the selected crystal is higher than the drive level specified for the crystal with R_{LIM} shorted, then a larger resistor value is mandatory to avoid overdriving the crystal. However, if the power dissipated in the crystal is less than the drive level with R_{LIM} shorted, then a zero value for R_{LIM} can be used. As a starting point, a suggested value for R_{LIM} is 1.5 k Ω .

10.2.2 Detailed Design Procedure

10.2.2.1 Termination and Use of Clock Drivers

When terminating clock drivers keep in mind these guidelines for optimum phase noise and jitter performance:

- Transmission line theory should be followed for good impedance matching to prevent reflections.
- Clock drivers should be presented with the proper loads.
 - LVDS outputs are current drivers and require a closed current loop.
 - HCSL drivers are switched current outputs and require a DC path to ground through $50-\Omega$ termination.
 - LVPECL outputs are open emitter and require a DC path to ground.

CLKoutX

CLKoutX

I VDS

Driver

• Receivers should be presented with a signal biased to their specified DC bias level (common-mode voltage) for proper operation. Some receivers have self-biasing inputs that automatically bias to the proper voltage level; in this case, the signal should normally be AC coupled.

It is possible to drive a non-LVPECL or non-LVDS receiver with a LVDS or LVPECL driver as long as the above guidelines are followed. Check the data sheet of the receiver or input being driven to determine the best termination and coupling method to be sure the receiver is biased at the optimum DC voltage (common-mode voltage).

10.2.2.1.1 Termination for DC Coupled Differential Operation

For DC coupled operation of an LVDS driver, terminate with 100 Ω as close as possible to the LVDS receiver as shown in Figure 10-6.



100Ω Trace

(Differential)

0001

I VDS

Receiver

For DC coupled operation of an HCSL driver, terminate with 50 Ω to ground near the driver output as shown in Figure 10-7. Series resistors, Rs, may be used to limit overshoot due to the fast transient current. Because


Product Folder Links: LMK00301

Copyright © 2023 Texas Instruments Incorporated

(5)



HCSL drivers require a DC path to ground, AC coupling is not allowed between the output drivers and the 50 Ω termination resistors.





For DC coupled operation of an LVPECL driver, terminate with 50 Ω to Vcco - 2 V as shown in Figure 10-8. Alternatively terminate with a Thevenin equivalent circuit as shown in Figure 10-9 for Vcco (output driver supply voltage) = 3.3 V and 2.5 V. In the Thevenin equivalent circuit, the resistor dividers set the output termination voltage (V_{TT}) to Vcco - 2 V.




Figure 10-8. Differential LVPECL Operation, DC Coupling




Figure 10-9. Differential LVPECL Operation, DC Coupling, Thevenin Equivalent



10.2.2.1.2 Termination for AC Coupled Differential Operation


AC coupling allows for shifting the DC bias level (common-mode voltage) when driving different receiver standards. Since AC coupling prevents the driver from providing a DC bias voltage at the receiver, it is important to ensure the receiver is biased to its ideal DC level.

When driving differential receivers with an LVDS driver, the signal may be AC coupled by adding DC blocking capacitors; however the proper DC bias point needs to be established at both the driver side and the receiver side. The recommended termination scheme depends on whether the differential receiver has integrated termination resistors or not.

When driving a differential receiver without internal 100 Ω differential termination, the AC coupling capacitors should be placed between the load termination resistor and the receiver to allow a DC path for proper biasing of the LVDS driver. This is shown in Figure 10-10. The load termination resistor and AC coupling capacitors should be placed as close as possible to the receiver inputs to minimize stub length. The receiver can be biased internally or externally to a reference voltage within the receiver's common mode input range through resistors in the kilo-ohm range.

When driving a differential receiver with internal 100 Ω differential termination, a source termination resistor should be placed before the AC coupling capacitors for proper DC biasing of the driver as shown in Figure 10-11. However, with a 100 Ω resistor at the source and the load (that is, double terminated), the equivalent resistance seen by the LVDS driver is 50 Ω which causes the effective signal swing at the input to be reduced by half. If a self-terminated receiver requires input swing greater than 250 mVpp (differential) as well as AC coupling to its inputs, then the LVDS driver with the double-terminated arrangement in Figure 10-11 may not meet the minimum input swing requirement; alternatively, the LVPECL or HCSL output driver format with AC coupling is recommended to meet the minimum input swing required by the self-terminated receiver.

When using AC coupling with LVDS outputs, there may be a start-up delay observed in the clock output due to capacitor charging. The examples in Figure 10-10 and Figure 10-11 use $0.1-\mu$ F capacitors, but this value may be adjusted to meet the start-up requirements for the particular application.



LVPECL drivers require a DC path to ground. When AC coupling an LVPECL signal use $160-\Omega$ emitter resistors (or 91 Ω for Vcco = 2.5 V) close to the LVPECL driver to provide a DC path to ground as shown in Figure 10-15. For proper receiver operation, the signal should be biased to the DC bias level (common mode voltage) specified by the receiver. The typical DC bias voltage (common mode voltage) for LVPECL receivers is 2 V. Alternatively, a Thevenin equivalent circuit forms a valid termination as shown in Figure 10-12 for Vcco = 3.3 V and 2.5 V. Note: this Thevenin circuit is different from the DC coupled example in Figure 10-9, since the voltage divider is setting the input common-mode voltage of the receiver.






Figure 10-12. Differential LVPECL Operation, AC Coupling, Thevenin Equivalent

10.2.2.1.3 Termination for Single-Ended Operation

A balun can be used with either LVDS or LVPECL drivers to convert the balanced, differential signal into an unbalanced, single-ended signal.

It is possible to use an LVPECL driver as one or two separate 800 mV p-p signals. When DC coupling one of the LMK00301 LVPECL driver of a CLKoutX/CLKoutX* pair, be sure to properly terminate the unused driver. When DC coupling on of the LMK00301 LVPECL drivers, the termination should be 50 Ω to Vcco - 2 V as shown in Figure 10-13. The Thevenin equivalent circuit is also a valid termination as shown in Figure 10-14 for Vcco = 3.3 V.




Figure 10-13. Single-Ended LVPECL Operation, DC Coupling




Figure 10-14. Single-Ended LVPECL Operation, DC Coupling, Thevenin Equivalent

When AC coupling an LVPECL driver use a 160 Ω emitter resistor (or 91 Ω for Vcco = 2.5 V) to provide a DC path to ground and ensure a 50 Ω termination with the proper DC bias level for the receiver. The typical DC bias voltage for LVPECL receivers is 2 V. If the companion driver is not used, it should be terminated with either a proper AC or DC termination. This latter example of AC coupling a single-ended LVPECL signal can be used to measure single-ended LVPECL performance using a spectrum analyzer or phase noise analyzer. When using most RF test equipment no DC bias point (0 VDC) is required for safe and proper operation. The internal 50 Ω termination the test equipment correctly terminates the LVPECL driver being measured as shown in Figure 10-15. When using only one LVPECL driver of a CLKoutX/CLKoutX* pair, be sure to properly terminated the unused driver.






Figure 10-15. Single-Ended LVPECL Operation, AC Coupling

10.2.3 Application Curves

0	v 100.000003 MHz	RBW	10 %			SGL	
Signal Frequenc	0.05 dBm		100			Count	20/20
Att	5 dB		1.1 s			Meas	Phase No
Marker Table							
Noise Spectrum					⊜1Avg PN Smth	n 5% Spur 6dB = 2View PN Sr	
L36 dBc/Hz	10 kH	Z	100 kHz _		1 MHz	Spot N	oise [T1] -136 d
138 dBc/Hz						1.000 kHz	-146.29 dBc/
40 dBc/Hz						TO:000 KHż	-155.52 dBc/
						100.000 KHż	-159.32 dBc/
.42 dBc/Hz						1.000 MHz	161.92 dBo
44 dBc/Hz					+ + + + + +	5.000 MHz	
1 46 dBc/Hz						10.000 MHz 20.000 MHz	-162.99 dBc/
48 dBc/Hz						20.000 MHz	-163.18 dBc/
50 dBc/Hz							-1 \$ 0 d
58 dBc/Hz					+ + + + + + + +		-1 \$ 2 d
54 dBc/Hz				LMI	K00301 Output -	CLKIN Source	-1 <mark>5</mark> 4 d
56 dBc/Hz							-156 d
58 dBc/Hz							-158 d
1 1			SN3				
60 dBc/Hz					ISN4		-160 d
.62 dBc/Hz			┝╾┽╺┿╼╪╌┊┊┊		+++++++++++++++++++++++++++++++++++++++	SN5	-SN6 d
64 dBc/Hz							-164 d
66 dBc/Hz					1 This		-166 d
58 dBc/Hz							-168 d
1							
70 dBc/Hz							-170 8
72 dBc/Hz							-172 d
100	100	340	1000	3400	10000	10000 10000	10000
0 kHz				iency Offset			30.0 M
Integrated Mea	asurements						
Range Trace	Start Offset	Stop Offset	Weighting	Int Noise	PM	FM / AM	Jitter

Figure 10-16. HCSL Phase Noise at 100 MHz



11 Power Supply Recommendations

11.1 Power Supply Sequencing

For the LMK00301, when powering the V_{CC} and V_{CCO} pins from separate supply rails, it is recommended for the supplies to reach their regulation point at approximately the same time while ramping up, or reach ground potential at the same time while ramping down. Using simultaneous or ratiometric power supply sequencing prevents internal current flow from V_{CC} to V_{CCO} pins that could occur when V_{CC} is powered before V_{CCO}.

For the LMK00301A, there is no power supply sequencing requirement between V_{CC} and V_{CCO} .

11.2 Current Consumption and Power Dissipation Calculations

The current consumption values specified in *Electrical Characteristics* can be used to calculate the total power dissipation and IC power dissipation for any device configuration. Use Equation 6 to calculate the total V_{CC} core supply current ($I_{CC TOTAL}$):

 $I_{CC_TOTAL} = I_{CC_CORE} + I_{CC_BANK_A} + I_{CC_BANK_B} + I_{CC_CMOS}$

(6)

(7)

where

- I_{CC CORE} is the current for core logic and input blocks and depends on selected input (CLKinX or OSCin).
- I_{CC_BANK_A} is the current for Bank A and depends on output type (I_{CC_PECL}, I_{CC_LVDS}, I_{CC_HCSL}, or 0 mA if disabled).
- I_{CC_BANK_B} is the current for Bank B and depends on output type (I_{CC_PECL}, I_{CC_LVDS}, I_{CC_HCSL}, or 0 mA if disabled).
- I_{CC CMOS} is the current for the LVCMOS output (or 0 mA if REFout is disabled).

Since the output supplies (V_{CCOA} , V_{CCOB} , V_{CCOC}) can be powered from 3 independent voltages, the respective output supply currents ($I_{CCO_BANK_A}$, $I_{CCO_BANK_B}$, I_{CCO_CMOS}) should be calculated separately.

 I_{CCO_BANK} for either Bank A or B can be directly taken from the corresponding output supply current specification (I_{CCO_PECL} , I_{CCO_LVDS} , or I_{CCO_HCSL}) provided the output loading matches the specified conditions. Otherwise, I_{CCO_BANK} should be calculated as follows:

$$I_{CCO_BANK} = I_{BANK_BIAS} + (N \times I_{OUT_LOAD})$$

where

- I_{BANK BIAS} is the output bank bias current (fixed value).
- I_{OUT LOAD} is the DC load current per loaded output pair.
- N is the number of loaded output pairs in the bank (N = 0 to 5).

Table 11-1 shows the typical I_{BANK BIAS} values and I_{OUT LOAD} expressions for the three differential output types.

For LVPECL, it is possible to use a larger termination resistor (R_T) to ground instead of terminating with 50 Ω to $V_{TT} = V_{CCO} - 2$ V; this technique is commonly used to eliminate the extra termination voltage supply (V_{TT}) and potentially reduce device power dissipation at the expense of lower output swing. For example, when V_{CCO} is 3.3 V, a R_T value of 160 Ω to ground will eliminate the 1.3 V termination supply without sacrificing much output swing. In this case, the typical I_{OUT_LOAD} is 25 mA, so I_{CCO_PECL} for a fully-loaded bank reduces to 158 mA (versus 165 mA with 50- Ω resistors to $V_{CCO} - 2$ V).

CURRENT PARAMETER	LVPECL	LVDS	HCSL						
I _{BANK_BIAS}	33 mA	34 mA	6 mA						
I _{OUT_LOAD}	$(V_{OH} - V_{TT})/R_T + (V_{OL} - V_{TT})/R_T$	0 mA (No DC load current)	V _{OH} /R _T						

Table 11-1. Typical Output Bank Bias and Load Currents

When the current consumption is calculated or known for each supply, the total power dissipation (P_{TOTAL}) can be calculated as:

(11)

$$P_{\text{TOTAL}} = (V_{\text{CC}} \times I_{\text{CC}} \text{ TOTAL}) + (V_{\text{CCOA}} \times I_{\text{CCO}} \text{ BANK A}) + (V_{\text{CCOB}} \times I_{\text{CCO}} \text{ BANK B}) + (V_{\text{CCOC}} \times I_{\text{CCO}} \text{ CMOS})$$
(8)

If the device configuration has LVPECL or HCSL outputs, then it is also necessary to calculate the power dissipated in any termination resistors (P_{RT_PECL} and P_{RT_HCSL}) and in any termination voltages (P_{VTT}). The external power dissipation values can be calculated as follows:

$$P_{RT PECL}$$
 (per LVPECL pair) = $(V_{OH} - V_{TT})^2/R_T + (V_{OL} - V_{TT})^2/R_T$ (9)

 $P_{VTT_PECL} (per LVPECL pair) = V_{TT} * [(V_{OH} - V_{TT})/R_T + (V_{OL} - V_{TT})/R_T]$ (10)

$$P_{RT HCSL}$$
 (per HCSL pair) = V_{OH}^2 / R_T

Finally, the IC power dissipation (P_{DEVICE}) can be computed by subtracting the external power dissipation values from P_{TOTAL} as follows:

$$P_{DEVICE} = P_{TOTAL} - N_1 \times (P_{RT_PECL} + P_{VTT_PECL}) - N_2 \times P_{RT_HCSL}$$
(12)

where

- N₁ is the number of LVPECL output pairs with termination resistors to V_{TT} (usually Vcco 2 V or GND).
- N₂ is the number of HCSL output pairs with termination resistors to GND.

11.2.1 Power Dissipation Example #1: Separate V_{CC} and V_{CCO} Supplies with Unused Outputs

This example shows how to calculate IC power dissipation for a configuration with separate V_{CC} and V_{CCO} supplies and unused outputs. Because some outputs are not used, the I_{CCO_PECL} value specified in *Electrical Characteristics* cannot be used directly, and output bank current (I_{CCO_BANK}) should be calculated to accurately estimate the IC power dissipation.

- V_{CC} = 3.3 V, V_{CCOA} = 3.3 V, V_{CCOB} = 2.5 V. Typical I_{CC} and I_{CCO} values.
- CLKin0/CLKin0* input is selected.
- Bank A is configured for LVPECL: 4 pairs used with $R_T = 50 \Omega$ to $V_T = V_{CCO} 2 V$ (1 pair unused).
- Bank B is configured for LVDS: 3 pairs used with $R_L = 100 \Omega$ differential (2 pairs unused).
- REFout is disabled.
- T_A = 85°C

Using the current and power calculations from the previous section, we can compute P_{TOTAL} and P_{DEVICE}.

- From Equation 6: I_{CC TOTAL} = 8.5 mA + 20 mA + 26 mA + 0 mA = 54.5 mA
- From Table 11-1: I_{OUT LOAD} (LVPECL) = (1.6 V 0.5 V) 50 Ω + (0.75 V 0.5 V)/50 Ω = 27 mA
- From Equation 7: I_{CCO_BANK_A} = 33 mA + (4 × 27 mA) = 141 mA
- From Equation 8: P_{TOTAL} = (3.3 V × 54.5 mA) + (3.3 V × 141 mA) + (2.5 V × 34 mA)] = 730 mW
- From Equation 9: $P_{RT PECL} = ((2.4 V 1.3 V)^2/50 \Omega) + ((1.55 V 1.3 V)^2/50 \Omega) = 25.5 mW$ (per output pair)
- From Equation 10: P_{VTT_PECL} = 0.5 V × [((2.4 V 1.3 V) / 50 Ω) + ((1.55 V 1.3 V) / 50 Ω)] = 13.5 mW (per output pair)
- From Equation 11: P_{RT HCSL} = 0 mW (no HCSL outputs)
- From Equation 12: $P_{DEVICE} = 730 \text{ mW} (4 \times (25.5 \text{ mW} + 13.5 \text{ mW})) 0 \text{ mW} = 574 \text{ mW}$

In this example, the IC device will dissipate about 574 mW or 79% of the total power (730 mW), while the remaining 21% will be dissipated in the emitter resistors (102 mW for 4 pairs) and termination voltage (54 mW into $V_{CCO} - 2$ V).

Based on the thermal resistance junction-to-case ($R_{\theta JA}$) of 28.5°C/W, the estimated die junction temperature would be about 16.4°C above ambient, or 101.4°C when $T_A = 85$ °C.

11.2.2 Power Dissipation Example #2: Worst-Case Dissipation

This example shows how to calculate IC power dissipation for a configuration to estimate **worst-case power dissipation**. In this case, the maximum supply voltage and supply current values specified in *Electrical Characteristics* are used.



- Maximum V_{CC} = V_{CCO} = 3.465 V. Maximum I_{CC} and I_{CCO} values
- CLKin0/CLKin0* input is selected
- Banks A and B are configured for LVPECL: all outputs terminated with 50 Ω to V_T = V_{CCO} 2 V
- REFout is enabled with 5-pF load
- T_A = 85°C

Using the *maximum* supply current and power calculations from the previous section, we can compute P_{TOTAL} and P_{DEVICE} .

- From Equation 6: I_{CC TOTAL} = 10.5 mA + 27 mA + 27 mA + 5.5 mA = 70 mA
- From I_{CCO_PECL} max spec: I_{CCO_BANK A} = I_{CCO_BANK_B} = 197 mA
- From Equation 8: P_{TOTAL} = 3.465 V × (70 mA + 197 mA + 197 mA + 10 mA) = 1642.4 mW
- From Equation 9: $P_{RT_{PECL}} = ((2.57 \text{ V} 1.47 \text{ V})^2/50 \Omega) + ((1.72 \text{ V} 1.47 \text{ V})^2/50 \Omega) = 25.5 \text{ mW}$ (per output pair)
- From Equation 10: P_{VTT_PECL} = 1.47 V × [((2.57 V 1.47 V) / 50 Ω) + ((1.72 V 1.47 V) / 50 Ω)] = 39.5 mW (per output pair)
- From Equation 11: P_{RT HCSL} = 0 mW (no HCSL outputs)
- From Equation 12: P_U_ICE = 1642.4 mW (10 × (25.5 mW + 39.5 mW)) 0 mW = 992.4 mW

In this worst-case example, the IC device will dissipate about 992.4 mW or 60% of the total power (1642.4 mW), while the remaining 40% will be dissipated in the LVPECL emitter resistors (255 mW for 10 pairs) and termination voltage (395 mW into $V_{CCO} - 2 V$).

Based on θ_{JA} of 28.5°C/W, the estimated die junction temperature would be about 28.3°C above ambient, or 113.3 °C when T_A = 85°C.



11.3 Power Supply Bypassing

The V_{CC} and V_{CCO} power supplies should have a high-frequency bypass capacitor, such as 0.1 μ F or 0.01 μ F, placed very close to each supply pin. Place 1- μ F to 10- μ F decoupling capacitors nearby the device between the supply and ground planes. All bypass and decoupling capacitors should have short connections to the supply and ground plane through a short trace or via to minimize series inductance.

11.3.1 Power Supply Ripple Rejection

In practical system applications, power supply noise (ripple) can be generated from switching power supplies, digital ASICs or FPGAs, and so forth. While power supply bypassing can help filter out some of this noise, it is important to understand the effect of power supply ripple on the device performance. When a single-tone sinusoidal signal is applied to the power supply of a clock distribution device, such as LMK00301, the signal can produce narrow-band phase modulation as well as amplitude modulation on the clock output (carrier). In the single-side band phase noise spectrum, the ripple-induced phase modulation appears as a phase spur level relative to the carrier (measured in dBc).

For the LMK00301, power supply ripple rejection, or PSRR, was measured as the single-sideband phase spur level (in dBc) modulated onto the clock output when a ripple signal was injected onto the V_{CCO} supply. Figure 11-1 shows the PSRR test setup.




Figure 11-1. PSRR Test Setup

A signal generator was used to inject a sinusoidal signal onto the V_{CCO} supply of the DUT board, and the peak-to-peak ripple amplitude was measured at the V_{CCO} pins of the device. A limiting amplifier was used to remove amplitude modulation on the differential output clock and convert it to a single-ended signal for the phase noise analyzer. The phase spur level measurements were taken for clock frequencies of 156.25 MHz and 312.5 MHz under the following power supply ripple conditions:

- Ripple amplitude: 100 mVpp on V_{CCO} = 2.5 V
- Ripple frequencies: 100 kHz, 1 MHz, and 10 MHz

Assuming no amplitude modulation effects and small index modulation, the peak-to-peak deterministic jitter (DJ) can be calculated using the measured single-sideband phase spur level (PSRR) as follows:

DJ (ps pk-pk) = [
$$(2*10^{(PSRR / 20)}) / (\pi*f_{CLK})$$
] * 10¹²

(13)

The *PSRR vs. Ripple Frequency* plots in *Typical Characteristics* show the ripple-induced phase spur levels for the differential output types at 156.25 MHz and 312.5 MHz . The LMK00301 exhibits very good and well-behaved PSRR characteristics across the ripple frequency range for all differential output types. The phase spur levels for LVPECL are below –64 dBc at 156.25 MHz and below –62 dBc at 312.5 MHz. Using Equation 13, these phase spur levels translate to Deterministic Jitter values of 2.57 ps pk-pk at 156.25 MHz and 1.62 ps pk-pk at 312.5 MHz. Testing has shown that the PSRR performance of the device improves for V_{CCO} = 3.3 V under the same ripple amplitude and frequency conditions.



11.4 Thermal Management

Power dissipation in the LMK00301 device can be high enough to require attention to thermal management. For reliability and performance reasons the die temperature should be limited to a maximum of 125°C. That is, as an estimate, T_A (ambient temperature) plus device power dissipation times R _{0JA} should not exceed 125°C.

The package of the device has an exposed pad that provides the primary heat removal path as well as excellent electrical grounding to the printed circuit board. To maximize the removal of heat from the package a thermal land pattern including multiple vias to a ground plane must be incorporated on the PCB within the footprint of the package. The exposed pad must be soldered down to ensure adequate heat conduction out of the package.

A recommended land and via pattern is shown in Figure 11-2. More information on soldering WQFN packages can be obtained at: http://www.ti.com/packaging.




Figure 11-2. Recommended Land and Via Pattern

To minimize junction temperature it is recommended that a simple heat sink be built into the PCB (if the ground plane layer is not exposed). This is done by including a copper area of about 2 square inches on the opposite side of the PCB from the device. This copper area may be plated or solder coated to prevent corrosion but should not have conformal coating (if possible), which could provide thermal insulation. The vias shown in Figure 11-2 should connect these top and bottom copper layers and to the ground layer. These vias act as "heat pipes" to carry the thermal energy away from the device side of the board to where it can be more effectively dissipated.




12 Layout


12.1 Layout Guidelines

Consider the following guidelines for this device:

- Keep the connections between the bypass capacitors and the power supply on the device as short as possible.
- Ground the other side of the capacitor using a low impedance connection to the ground plane.
- If the capacitors are mounted on the back side, 0402 components can be employed. However, soldering to the Thermal Dissipation Pad can be difficult
- For component side mounting, use 0201 body size capacitors to facilitate signal routing.

12.2 Layout Example







13 Device and Documentation Support

13.1 Documentation Support

13.1.1 Related Documentation

Application Note AN-912 Common Data Transmission Parameters and their Definitions (SNLA036)

13.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

13.3 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

13.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments. All trademarks are the property of their respective owners.

13.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

13.6 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
	(1)		g		,	(2)	(6)	(3)		(+/3)	
LMK00301ARHSR	ACTIVE	WQFN	RHS	48	2500	RoHS & Green	SN	Level-3-260C-168 HR	-40 to 85	LMK00301A	Samples
LMK00301ARHST	ACTIVE	WQFN	RHS	48	250	RoHS & Green	SN	Level-3-260C-168 HR	-40 to 85	LMK00301A	Samples
LMK00301SQ/NOPB	ACTIVE	WQFN	RHS	48	1000	RoHS & Green	SN	Level-3-260C-168 HR	-40 to 85	LMK00301	Samples
LMK00301SQE/NOPB	ACTIVE	WQFN	RHS	48	250	RoHS & Green	SN	Level-3-260C-168 HR	-40 to 85	LMK00301	Samples
LMK00301SQX/NOPB	ACTIVE	WQFN	RHS	48	2500	RoHS & Green	SN	Level-3-260C-168 HR	-40 to 85	LMK00301	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.



www.ti.com

PACKAGE OPTION ADDENDUM

22-Mar-2023

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



Texas

STRUMENTS

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LMK00301ARHSR	WQFN	RHS	48	2500	330.0	16.4	7.3	7.3	1.3	12.0	16.0	Q1
LMK00301ARHST	WQFN	RHS	48	250	178.0	16.4	7.3	7.3	1.3	12.0	16.0	Q1
LMK00301SQ/NOPB	WQFN	RHS	48	1000	330.0	16.4	7.3	7.3	1.3	12.0	16.0	Q1
LMK00301SQE/NOPB	WQFN	RHS	48	250	178.0	16.4	7.3	7.3	1.3	12.0	16.0	Q1
LMK00301SQX/NOPB	WQFN	RHS	48	2500	330.0	16.4	7.3	7.3	1.3	12.0	16.0	Q1



www.ti.com

PACKAGE MATERIALS INFORMATION

22-Mar-2023



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LMK00301ARHSR	WQFN	RHS	48	2500	356.0	356.0	35.0
LMK00301ARHST	WQFN	RHS	48	250	208.0	191.0	35.0
LMK00301SQ/NOPB	WQFN	RHS	48	1000	356.0	356.0	35.0
LMK00301SQE/NOPB	WQFN	RHS	48	250	208.0	191.0	35.0
LMK00301SQX/NOPB	WQFN	RHS	48	2500	356.0	356.0	35.0


RHS 48

7 x 7 mm, 0.5 mm pitch

GENERIC PACKAGE VIEW

WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



4205855/C

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated